Tampere University of Technology

TUTCRIS Research Portal

From run-time reconfigurable coarse-grain arrays to application-specific accelerator design

Research output: Book/ReportDoctoral thesisCollection of Articles

Standard

From run-time reconfigurable coarse-grain arrays to application-specific accelerator design. / Garzia, F.

Tampere : Tampere University of Technology, 2009. 125 p. (Tampereen teknillinen yliopisto. Julkaisu; Vol. 860).

Research output: Book/ReportDoctoral thesisCollection of Articles

Harvard

Garzia, F 2009, From run-time reconfigurable coarse-grain arrays to application-specific accelerator design. Tampereen teknillinen yliopisto. Julkaisu, vol. 860, Tampere University of Technology, Tampere.

APA

Garzia, F. (2009). From run-time reconfigurable coarse-grain arrays to application-specific accelerator design. (Tampereen teknillinen yliopisto. Julkaisu; Vol. 860). Tampere: Tampere University of Technology.

Vancouver

Garzia F. From run-time reconfigurable coarse-grain arrays to application-specific accelerator design. Tampere: Tampere University of Technology, 2009. 125 p. (Tampereen teknillinen yliopisto. Julkaisu).

Author

Garzia, F. / From run-time reconfigurable coarse-grain arrays to application-specific accelerator design. Tampere : Tampere University of Technology, 2009. 125 p. (Tampereen teknillinen yliopisto. Julkaisu).

Bibtex - Download

@book{d5b95039be224a93b181478e7483409e,
title = "From run-time reconfigurable coarse-grain arrays to application-specific accelerator design",
abstract = "This Thesis focuses on the acceleration of different applications using a run-time reconfigurable array. In the cases under study, the author analyzes the main causes of performance degradation, which are classified as external and internal causes. The author proposes different solutions to reduce the impact of external causes. The adoption of mechanisms to reduce the external overheads give improvements of 10X in average. The logic to reduce the communication overhead occupies 0.6{\%} of the total area but gives a speed-up of 15X for the transfer speed and 3X reduction of the overall cost of the transfers. The new reconfiguration infrastructure gives an 8{\%} improvement for the maximum working frequency. The dynamic reconfiguration allows to hide the cost of reconfiguration behind the CREMA processing activity. The same consideration applies for the control operations. In addition the author considers the internal causes of performance degradation and proposes a new model that can be easily adapted to a chosen application. For this purpose the author presents a template called CREMA, that can be tailored to the application requirements, but keeps the possibility to share its internal resources using run-time reconfiguration. This new model can be used as a method to realize application-specific accelerators. The new design presents an application-specific accelerator that is 3X-4.5X smaller than the previous general-purpose device and 1.5X-5X faster. Mapping of SDR kernels shows figures that approach the real-time specifications.",
author = "F. Garzia",
note = "Awarding institution:Tampere University of Technology",
year = "2009",
language = "English",
isbn = "978-952-15-2280-2",
series = "Tampereen teknillinen yliopisto. Julkaisu",
publisher = "Tampere University of Technology",

}

RIS (suitable for import to EndNote) - Download

TY - BOOK

T1 - From run-time reconfigurable coarse-grain arrays to application-specific accelerator design

AU - Garzia, F.

N1 - Awarding institution:Tampere University of Technology

PY - 2009

Y1 - 2009

N2 - This Thesis focuses on the acceleration of different applications using a run-time reconfigurable array. In the cases under study, the author analyzes the main causes of performance degradation, which are classified as external and internal causes. The author proposes different solutions to reduce the impact of external causes. The adoption of mechanisms to reduce the external overheads give improvements of 10X in average. The logic to reduce the communication overhead occupies 0.6% of the total area but gives a speed-up of 15X for the transfer speed and 3X reduction of the overall cost of the transfers. The new reconfiguration infrastructure gives an 8% improvement for the maximum working frequency. The dynamic reconfiguration allows to hide the cost of reconfiguration behind the CREMA processing activity. The same consideration applies for the control operations. In addition the author considers the internal causes of performance degradation and proposes a new model that can be easily adapted to a chosen application. For this purpose the author presents a template called CREMA, that can be tailored to the application requirements, but keeps the possibility to share its internal resources using run-time reconfiguration. This new model can be used as a method to realize application-specific accelerators. The new design presents an application-specific accelerator that is 3X-4.5X smaller than the previous general-purpose device and 1.5X-5X faster. Mapping of SDR kernels shows figures that approach the real-time specifications.

AB - This Thesis focuses on the acceleration of different applications using a run-time reconfigurable array. In the cases under study, the author analyzes the main causes of performance degradation, which are classified as external and internal causes. The author proposes different solutions to reduce the impact of external causes. The adoption of mechanisms to reduce the external overheads give improvements of 10X in average. The logic to reduce the communication overhead occupies 0.6% of the total area but gives a speed-up of 15X for the transfer speed and 3X reduction of the overall cost of the transfers. The new reconfiguration infrastructure gives an 8% improvement for the maximum working frequency. The dynamic reconfiguration allows to hide the cost of reconfiguration behind the CREMA processing activity. The same consideration applies for the control operations. In addition the author considers the internal causes of performance degradation and proposes a new model that can be easily adapted to a chosen application. For this purpose the author presents a template called CREMA, that can be tailored to the application requirements, but keeps the possibility to share its internal resources using run-time reconfiguration. This new model can be used as a method to realize application-specific accelerators. The new design presents an application-specific accelerator that is 3X-4.5X smaller than the previous general-purpose device and 1.5X-5X faster. Mapping of SDR kernels shows figures that approach the real-time specifications.

M3 - Doctoral thesis

SN - 978-952-15-2280-2

T3 - Tampereen teknillinen yliopisto. Julkaisu

BT - From run-time reconfigurable coarse-grain arrays to application-specific accelerator design

PB - Tampere University of Technology

CY - Tampere

ER -