Tampere University of Technology

TUTCRIS Research Portal

Instruction Fetch Energy Reduction with Biased SRAMs

Research output: Contribution to journalArticleScientificpeer-review

Standard

Instruction Fetch Energy Reduction with Biased SRAMs. / Multanen, Joonas; Viitanen, Timo; Jääskeläinen, Pekka; Takala, Jarmo.

In: Journal of Signal Processing Systems, Vol. 90, No. 11, 11.2018, p. 1519–1532.

Research output: Contribution to journalArticleScientificpeer-review

Harvard

Multanen, J, Viitanen, T, Jääskeläinen, P & Takala, J 2018, 'Instruction Fetch Energy Reduction with Biased SRAMs' Journal of Signal Processing Systems, vol. 90, no. 11, pp. 1519–1532. https://doi.org/10.1007/s11265-018-1367-6

APA

Vancouver

Author

Multanen, Joonas ; Viitanen, Timo ; Jääskeläinen, Pekka ; Takala, Jarmo. / Instruction Fetch Energy Reduction with Biased SRAMs. In: Journal of Signal Processing Systems. 2018 ; Vol. 90, No. 11. pp. 1519–1532.

Bibtex - Download

@article{62996dfd4d454cb3a8e4c6974e07f99f,
title = "Instruction Fetch Energy Reduction with Biased SRAMs",
abstract = "Especially in programmable processors, energy consumption of integrated memories can become a limiting design factor due to thermal dissipation power constraints and limited battery capacity. Consequently, contemporary improvement efforts on memory technologies are focusing more on the energy-efficiency aspects, which has resulted in biased CMOS SRAM cells that increase energy efficiency by favoring one logical value over another. In this paper, xor-masking, a method for exploiting such contemporary low power SRAM memories is proposed to improve the energy-efficiency of instruction fetching. Xor-masking utilizes static program analysis statistics to produce optimal encoding masks to reduce the occurrence of the more energy consuming instruction bit values in the fetched instructions. The method is evaluated on LatticeMico32, a small RISC core popular in ultra low power designs, and on a wide instruction word high performance low power DSP. Compared to the previous “bus invert” technique typically used with similar SRAMs, the proposed method reduces instruction read energy consumption of the LatticeMico32 by up to 13{\%} and 38{\%} on the DSP core.",
author = "Joonas Multanen and Timo Viitanen and Pekka J{\"a}{\"a}skel{\"a}inen and Jarmo Takala",
year = "2018",
month = "11",
doi = "10.1007/s11265-018-1367-6",
language = "English",
volume = "90",
pages = "1519–1532",
journal = "Journal of Signal Processing Systems",
issn = "1939-8018",
publisher = "Springer Verlag",
number = "11",

}

RIS (suitable for import to EndNote) - Download

TY - JOUR

T1 - Instruction Fetch Energy Reduction with Biased SRAMs

AU - Multanen, Joonas

AU - Viitanen, Timo

AU - Jääskeläinen, Pekka

AU - Takala, Jarmo

PY - 2018/11

Y1 - 2018/11

N2 - Especially in programmable processors, energy consumption of integrated memories can become a limiting design factor due to thermal dissipation power constraints and limited battery capacity. Consequently, contemporary improvement efforts on memory technologies are focusing more on the energy-efficiency aspects, which has resulted in biased CMOS SRAM cells that increase energy efficiency by favoring one logical value over another. In this paper, xor-masking, a method for exploiting such contemporary low power SRAM memories is proposed to improve the energy-efficiency of instruction fetching. Xor-masking utilizes static program analysis statistics to produce optimal encoding masks to reduce the occurrence of the more energy consuming instruction bit values in the fetched instructions. The method is evaluated on LatticeMico32, a small RISC core popular in ultra low power designs, and on a wide instruction word high performance low power DSP. Compared to the previous “bus invert” technique typically used with similar SRAMs, the proposed method reduces instruction read energy consumption of the LatticeMico32 by up to 13% and 38% on the DSP core.

AB - Especially in programmable processors, energy consumption of integrated memories can become a limiting design factor due to thermal dissipation power constraints and limited battery capacity. Consequently, contemporary improvement efforts on memory technologies are focusing more on the energy-efficiency aspects, which has resulted in biased CMOS SRAM cells that increase energy efficiency by favoring one logical value over another. In this paper, xor-masking, a method for exploiting such contemporary low power SRAM memories is proposed to improve the energy-efficiency of instruction fetching. Xor-masking utilizes static program analysis statistics to produce optimal encoding masks to reduce the occurrence of the more energy consuming instruction bit values in the fetched instructions. The method is evaluated on LatticeMico32, a small RISC core popular in ultra low power designs, and on a wide instruction word high performance low power DSP. Compared to the previous “bus invert” technique typically used with similar SRAMs, the proposed method reduces instruction read energy consumption of the LatticeMico32 by up to 13% and 38% on the DSP core.

U2 - 10.1007/s11265-018-1367-6

DO - 10.1007/s11265-018-1367-6

M3 - Article

VL - 90

SP - 1519

EP - 1532

JO - Journal of Signal Processing Systems

JF - Journal of Signal Processing Systems

SN - 1939-8018

IS - 11

ER -