Tampere University of Technology

TUTCRIS Research Portal

VLSI Architecture of Arithmetic Coder Used in SPIHT

Research output: Contribution to journalArticleScientificpeer-review

Standard

VLSI Architecture of Arithmetic Coder Used in SPIHT. / Liu, Kai; Belyaev, Evgeniy; Guo, Jie.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 4, 2012, p. 697-710.

Research output: Contribution to journalArticleScientificpeer-review

Harvard

Liu, K, Belyaev, E & Guo, J 2012, 'VLSI Architecture of Arithmetic Coder Used in SPIHT', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 4, pp. 697-710. https://doi.org/10.1109/TVLSI.2011.2109068

APA

Liu, K., Belyaev, E., & Guo, J. (2012). VLSI Architecture of Arithmetic Coder Used in SPIHT. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(4), 697-710. https://doi.org/10.1109/TVLSI.2011.2109068

Vancouver

Liu K, Belyaev E, Guo J. VLSI Architecture of Arithmetic Coder Used in SPIHT. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2012;20(4):697-710. https://doi.org/10.1109/TVLSI.2011.2109068

Author

Liu, Kai ; Belyaev, Evgeniy ; Guo, Jie. / VLSI Architecture of Arithmetic Coder Used in SPIHT. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2012 ; Vol. 20, No. 4. pp. 697-710.

Bibtex - Download

@article{df3b46b3b23c40ca8de6b5330bffea94,
title = "VLSI Architecture of Arithmetic Coder Used in SPIHT",
author = "Kai Liu and Evgeniy Belyaev and Jie Guo",
note = "Julkaistu toisen organisaation nimiss{\"a}<br/>Contribution: organisation=sgn,FACT1=1<br/>Publisher name: Institute of Electrical and Electronics Engineers IEEE",
year = "2012",
doi = "10.1109/TVLSI.2011.2109068",
language = "English",
volume = "20",
pages = "697--710",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers",
number = "4",

}

RIS (suitable for import to EndNote) - Download

TY - JOUR

T1 - VLSI Architecture of Arithmetic Coder Used in SPIHT

AU - Liu, Kai

AU - Belyaev, Evgeniy

AU - Guo, Jie

N1 - Julkaistu toisen organisaation nimissä<br/>Contribution: organisation=sgn,FACT1=1<br/>Publisher name: Institute of Electrical and Electronics Engineers IEEE

PY - 2012

Y1 - 2012

U2 - 10.1109/TVLSI.2011.2109068

DO - 10.1109/TVLSI.2011.2109068

M3 - Article

VL - 20

SP - 697

EP - 710

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 4

ER -