Xor-Masking: A Novel Statistical Method for Instruction Read Energy Reduction in Contemporary SRAM Technologies
Research output: Scientific - peer-review › Conference contribution
Details
| Original language | English |
|---|---|
| Title of host publication | 2016 IEEE International Workshop on Signal Processing Systems (SiPS) |
| Publisher | IEEE |
| Number of pages | 6 |
| ISBN (Electronic) | 978-1-5090-3361-4 |
| DOIs | |
| State | Published - 12 Dec 2016 |
| Publication type | A4 Article in a conference publication |
| Event | IEEE International Workshop on Signal Processing Systems - |
Publication series
| Name | |
|---|---|
| ISSN (Electronic) | 2374-7390 |
Conference
| Conference | IEEE International Workshop on Signal Processing Systems |
|---|---|
| Period | 1/01/00 → … |
Abstract
Pervasive computing calls for ultra-low-power devices to extend the battery life enough to enable usability in everyday life. Especially in devices involving programmable processors, the energy consumption of integrated memories often plays a critical role. Consequently, contemporary memory technologies focus more on the energy-efficiency aspects with new custom CMOS SRAM cells with tailored energy consumption profiles constantly being proposed.
This paper proposes a method that exploits such contemporary low power SRAM memories that are energy optimized for storing a certain logic value to improve the energy-efficiency of instruction fetching, a major energy overhead in programmable designs. The method utilizes a low overhead xor-masking approach combined with statistical program analysis to produce optimal masks to reduce the occurrence of the more energy consuming bit values in the fetched instructions.
In comparison to the "bus invert" technique typically used with similar SRAMs, the proposed method incurs minimal area overhead while still reducing the total energy consumption of an example LatticeMico32 core up to 5%. The improvement to instruction memory energy consumption alone is up to 13% with a set of benchmarks.
This paper proposes a method that exploits such contemporary low power SRAM memories that are energy optimized for storing a certain logic value to improve the energy-efficiency of instruction fetching, a major energy overhead in programmable designs. The method utilizes a low overhead xor-masking approach combined with statistical program analysis to produce optimal masks to reduce the occurrence of the more energy consuming bit values in the fetched instructions.
In comparison to the "bus invert" technique typically used with similar SRAMs, the proposed method incurs minimal area overhead while still reducing the total energy consumption of an example LatticeMico32 core up to 5%. The improvement to instruction memory energy consumption alone is up to 13% with a set of benchmarks.
ASJC Scopus subject areas
Publication forum classification
Field of science, Statistics Finland
Field of science, Academy of Finland
TUT Thematic Areas
Downloads statistics
No data available