TUTCRIS - Tampereen teknillinen yliopisto

TUTCRIS

Are We There Yet? A Study on the State of High-level Synthesis

Tutkimustuotosvertaisarvioitu

Standard

Are We There Yet? A Study on the State of High-level Synthesis. / Lahti, Sakari; Sjövall, Panu; Vanne, Jarno; Hämäläinen, Timo D.

julkaisussa: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vuosikerta 38, Nro 5, 05.2019, s. 898-911.

Tutkimustuotosvertaisarvioitu

Harvard

Lahti, S, Sjövall, P, Vanne, J & Hämäläinen, TD 2019, 'Are We There Yet? A Study on the State of High-level Synthesis', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vuosikerta. 38, Nro 5, Sivut 898-911. https://doi.org/10.1109/TCAD.2018.2834439

APA

Vancouver

Lahti S, Sjövall P, Vanne J, Hämäläinen TD. Are We There Yet? A Study on the State of High-level Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2019 touko;38(5):898-911. https://doi.org/10.1109/TCAD.2018.2834439

Author

Lahti, Sakari ; Sjövall, Panu ; Vanne, Jarno ; Hämäläinen, Timo D. / Are We There Yet? A Study on the State of High-level Synthesis. Julkaisussa: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2019 ; Vuosikerta 38, Nro 5. Sivut 898-911.

Bibtex - Lataa

@article{e5f983d8a7c14456996a9d387d3ebec5,
title = "Are We There Yet? A Study on the State of High-level Synthesis",
abstract = "To increase productivity in designing digital hardware components, high-level synthesis (HLS) is seen as the next step in raising the design abstraction level. However, the quality of results (QoR) of HLS tools has tended to be behind those of manual register-transfer level (RTL) flows. In this paper, we survey the scientific literature published since 2010 about the QoR and productivity differences between the HLS and RTL design flows. Altogether, our survey spans 46 papers and 118 associated applications. Our results show that on average, the QoR of RTL flow is still better than that of the state-of-the-art HLS tools. However, the average development time with HLS tools is only a third of that of the RTL flow, and a designer obtains over four times as high productivity with HLS. Based on our findings, we also present a model case study to sum up the best practices in comparative studies between HLS and RTL. The outcome of our case study is also in line with the survey results, as using an HLS tool is seen to increase the productivity by a factor of six. In addition, to help close the QoR gap, we present a survey of literature focused on improving HLS. Our results let us conclude that HLS is currently a viable option for fast prototyping and for designs with short time to market.",
author = "Sakari Lahti and Panu Sj{\"o}vall and Jarno Vanne and H{\"a}m{\"a}l{\"a}inen, {Timo D.}",
year = "2019",
month = "5",
doi = "10.1109/TCAD.2018.2834439",
language = "English",
volume = "38",
pages = "898--911",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers",
number = "5",

}

RIS (suitable for import to EndNote) - Lataa

TY - JOUR

T1 - Are We There Yet? A Study on the State of High-level Synthesis

AU - Lahti, Sakari

AU - Sjövall, Panu

AU - Vanne, Jarno

AU - Hämäläinen, Timo D.

PY - 2019/5

Y1 - 2019/5

N2 - To increase productivity in designing digital hardware components, high-level synthesis (HLS) is seen as the next step in raising the design abstraction level. However, the quality of results (QoR) of HLS tools has tended to be behind those of manual register-transfer level (RTL) flows. In this paper, we survey the scientific literature published since 2010 about the QoR and productivity differences between the HLS and RTL design flows. Altogether, our survey spans 46 papers and 118 associated applications. Our results show that on average, the QoR of RTL flow is still better than that of the state-of-the-art HLS tools. However, the average development time with HLS tools is only a third of that of the RTL flow, and a designer obtains over four times as high productivity with HLS. Based on our findings, we also present a model case study to sum up the best practices in comparative studies between HLS and RTL. The outcome of our case study is also in line with the survey results, as using an HLS tool is seen to increase the productivity by a factor of six. In addition, to help close the QoR gap, we present a survey of literature focused on improving HLS. Our results let us conclude that HLS is currently a viable option for fast prototyping and for designs with short time to market.

AB - To increase productivity in designing digital hardware components, high-level synthesis (HLS) is seen as the next step in raising the design abstraction level. However, the quality of results (QoR) of HLS tools has tended to be behind those of manual register-transfer level (RTL) flows. In this paper, we survey the scientific literature published since 2010 about the QoR and productivity differences between the HLS and RTL design flows. Altogether, our survey spans 46 papers and 118 associated applications. Our results show that on average, the QoR of RTL flow is still better than that of the state-of-the-art HLS tools. However, the average development time with HLS tools is only a third of that of the RTL flow, and a designer obtains over four times as high productivity with HLS. Based on our findings, we also present a model case study to sum up the best practices in comparative studies between HLS and RTL. The outcome of our case study is also in line with the survey results, as using an HLS tool is seen to increase the productivity by a factor of six. In addition, to help close the QoR gap, we present a survey of literature focused on improving HLS. Our results let us conclude that HLS is currently a viable option for fast prototyping and for designs with short time to market.

U2 - 10.1109/TCAD.2018.2834439

DO - 10.1109/TCAD.2018.2834439

M3 - Article

VL - 38

SP - 898

EP - 911

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 5

ER -